summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSam Anthony <sam@samanthony.xyz>2026-02-05 16:54:41 -0500
committerSam Anthony <sam@samanthony.xyz>2026-02-05 16:54:41 -0500
commit7e57291b029795cf4993cfcb56fb0b2053f46ccd (patch)
tree88776526c38c4763b5d02d5c7fdb4d50adc1b05e
parent4f205aa8f94bd4fa869a5cfddb3381a5d9decc74 (diff)
downloadresume-7e57291b029795cf4993cfcb56fb0b2053f46ccd.zip
remove jargon from c-core
-rw-r--r--resume.html14
1 files changed, 6 insertions, 8 deletions
diff --git a/resume.html b/resume.html
index 00fceec..ed969b9 100644
--- a/resume.html
+++ b/resume.html
@@ -58,16 +58,14 @@
<div class="columns-2">
<div></div>
<div><ul>
- <li>Developed software for the <a href="https://www.linkedin.com/company/munstar-1-cubesat/">MUNStar-1</a> Cube-Satellite's MCS, ADCS, C&amp;DH, and simulation systems.</li>
- <li>Wrote and tested MISRA-compliant C firmware with FreeRTOS for the Zynq 7000 SoC.</li>
- <li>
- Implemented reliable ADCS communication protocol over CAN.
- Modified C preprocessor to generate (de)serialization code for ADCS datastructures.
- Tested in cleanroom.
- </li>
+ <li>Developed software for the <a href="https://www.linkedin.com/company/munstar-1-cubesat/">MUNStar-1</a> Cube-Satellite.</li>
+ <li>Wrote and tested MISRA-compliant C firmware with FreeRTOS for the Zynq 7000 SoC's ARM Cortex A9 cores.</li>
+ <li>Implemented reliable communication protocol over CAN.</li>
+ <li>Modified C preprocessor to generate serialization code.</li>
<li>Wrote test framework code generator to produce PlantUML statechart from list of system tests.</li>
<li>Built redundant storage firmware module with integrity checking.</li>
- <li>Unit-tested simulation system, and extended it to include filesystem.</li>
+ <li>Unit-tested SIL simulation system, and extended it with mock filesystem.</li>
+ <li>Performed HIL testing in cleanroom.</li>
<li>Used GNU Radio to assist in revamping GFSK radio flowgraph.</li>
</div>
</div>